Résumé. 2014 
In the ADCL gate design without input shunt RS ( Fig. 1 b- (Fig. l b-c [6, 7] . The loaded junctions of t~ = 2 ps are described in good approximation with the RSJC model [10] where the Josephson current is calculated with the expressions of Harris [11] (Figs. 5.1, 8.1 ). Then the turn-on-delay, the propagation delay tpd and the rise time of such gates are less straightforward to define accurately [3, 10] . For example tpd is the delay time between the drive signal and the output gate signal across J2 both taken, at 50 % amplitude (Fig. 5.1 and Fig. 8.1 margin optimization. Figure 4a shows that the margins of the three junctions J1, J2, J3 improve with increasing voltage bias Va. Figure 4b shows that the evolution of the junction margins are more contrasted when the ratio J~Z~J~I is larger. 4 .5 DYNAMIC PERFORMANCES. -The design of the OR gate described above has also required systematic dynamic simulations (Fig. 5.1 12 attojoules. This is a reduction of a factor of 6 compared with MVTL OR gate [12] . With a fanin=fan-out=2 the power-product rises only to 15 AJ, the increase being only due to the longer gate t~. figure 6 . The AND gate is derived from the RCJL family [5] . The R and R' when gate switching starts. A faster AND gate could be obtained using an inverted structure for the gate, i.e. using input buffer OR gates in front of the junctions which realize the logic AND function. This would be at a cost of twice the power dissipation for a 2-input AND gate. 6 . Conclusion.
We have described an advanced design of direct coupled Josephson logic to exploit fully the speed potentialities of small RN x C junctions (1-2 ps). Switching times of loaded gates with fan-in/fan-o « t 2 in standard circuit bias conditions (va = 0-8 giving # 20 % margins are only 5 ps for the OR gate and 10 ps for the AND gate. The ADCL design brings a breakthrough in the speed performances of direct current logic circuits as it reduces strongly turn-on delays which plagued previous designs and prevented to take advantage of the intrinsic performances of small area junctions. This is obtained at no sacrifice in power dissipation since the OR and AND gates rate both at # 3 J.1. W with the above speed performances. Preliminary results have shown that the ADCL design may be extended successfully to complex gates and circuits with large speed improvements of at least a factor of three in circuit conditions [13] .
Appendix : noise in DCL gates.
The consequences of thermal noise on junction erroneous switching are estimated using the same approach as in [14] . The 
